



APPLICANT(S)	Supamas Sirichotiyakul et al.	GROUP ART UNIT:	2123
APPLN. NO.:	09/580,854	EXAMINER:	Kandasamy Thangavelu
FILED:	May 30, 2000		
TITLE:	METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFORE		

DECLARATION UNDER 37 C.F.R. § 1.132

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**RECEIVED**  
**AUG 03 2004**  
**Technology Center 2100**

Dear Commissioner:

As a below named inventor/Applicant, I hereby declare that:

The inventorship originally set forth in the above referenced Application, including inventors Supamas Sirichotiyakul, Judah L. Adelman, David T. Blaauw, Abhijit Dharchoudhury, Tim Edwards, David Moshe, Chanhee Oh, and Rajendran V. Panda, is correct. The publication, entitled "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," authored by Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, and used in the rejection of the pending claims in the above referenced Application, is describing the Applicants' own work. Jingyan Zuo, who is listed as an author but is not an inventor in the above referenced Application, was a summer engineer and was merely working under the direction of Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw. Therefore, one or more of the below named inventors conceived or invented the subject matter disclosed in the publication and relied on in the rejection of the pending claims in the above referenced application.

All statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Executed by each inventor on the respective date below.

Respectfully submitted,

\_\_\_\_\_  
Date

\_\_\_\_\_  
Supamas Sirichotiyakul  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Judah L. Adelman  
Applicant


\_\_\_\_\_  
Date

\_\_\_\_\_  
David T. Blaauw  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Abhijit Dharchoudhury  
Applicant

7-7-2004



\_\_\_\_\_  
Date

\_\_\_\_\_  
Timothy J. Edwards  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
David Moshe  
Applicant


7-7-2004



\_\_\_\_\_  
Date

\_\_\_\_\_  
Chanhee Oh  
Applicant

07-07-2004



\_\_\_\_\_  
Date

\_\_\_\_\_  
Rajendran V. Panda  
Applicant

APPLICANT(S)	Supamas Sirichotiyakul et al.	GROUP ART UNIT:	2123
APPLN. NO.:	09/580,854	EXAMINER:	Kandasamy Thangavelu
FILED:	May 30, 2000		
TITLE:	METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFORE		

DECLARATION UNDER 37 C.F.R. § 1.132

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**RECEIVED**

**AUG 03 2004**

**Technology Center 2100**

Dear Commissioner:

As a below named inventor/Applicant, I hereby declare that:

The inventorship originally set forth in the above referenced Application, including inventors Supamas Sirichotiyakul, Judah L. Adelman, David T. Blaauw, Abhijit Dharchoudhury, Tim Edwards, David Moshe, Chanhee Oh, and Rajendran V. Panda, is correct. The publication, entitled "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," authored by Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, and used in the rejection of the pending claims in the above referenced Application, is describing the Applicants' own work. Jingyan Zuo, who is listed as an author but is not an inventor in the above referenced Application, was a summer engineer and was merely working under the direction of Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw. Therefore, one or more of the below named inventors conceived or invented the subject matter disclosed in the publication and relied on in the rejection of the pending claims in the above referenced application.

All statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Executed by each inventor on the respective date below.

Respectfully submitted,

July 13, 2004

Date

Supamas Sirichotiyakul

Supamas Sirichotiyakul  
Applicant

Date

Judah L. Adelman  
Applicant

Date

David T. Blaauw  
Applicant

Date

Abhijit Dharchoudhury  
Applicant

Date

Timothy J. Edwards  
Applicant

Date

David Moshe  
Applicant

Date

Chanhee Oh  
Applicant

Date

Rajendran V. Panda  
Applicant

APPLICANT(S)	Supamas Sirichotiyakul et al.	GROUP ART UNIT:	2123
APPLN. NO.:	09/580,854	EXAMINER:	Kandasamy Thangavelu
FILED:	May 30, 2000		
TITLE:	METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFORE		

DECLARATION UNDER 37 C.F.R. § 1.132

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**RECEIVED**

**AUG 03 2004**

**Technology Center 2100**

Dear Commissioner:

As a below named inventor/Applicant, I hereby declare that:

The inventorship originally set forth in the above referenced Application, including inventors Supamas Sirichotiyakul, Judah L. Adelman, David T. Blaauw, Abhijit Dharchoudhury, Tim Edwards, David Moshe, Chanhee Oh, and Rajendran V. Panda, is correct. The publication, entitled "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," authored by Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, and used in the rejection of the pending claims in the above referenced Application, is describing the Applicants' own work. Jingyan Zuo, who is listed as an author but is not an inventor in the above referenced Application, was a summer engineer and was merely working under the direction of Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw. Therefore, one or more of the below named inventors conceived or invented the subject matter disclosed in the publication and relied on in the rejection of the pending claims in the above referenced application.

*R. Y. A*

All statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Executed by each inventor on the respective date below.

Respectfully submitted,

Date

July 8 2004  
Date

Supamas Sirichotiyakul  
Applicant

Judah L. Adelman  
Judah L. Adelman  
Applicant

Date

David T. Blaauw  
Applicant

Date

Abhijit Dharchoudhury  
Applicant

Date

Timothy J. Edwards  
Applicant

Date

David Moshe  
Applicant

Date

Chanhee Oh  
Applicant

Date

Rajendran V. Panda  
Applicant

APPLICANT(S)	Supamas Sirichotiyakul et al.	GROUP ART UNIT:	2123
APPLN. NO.:	09/580,854	EXAMINER:	Kandasamy Thangavelu
FILED:	May 30, 2000		
TITLE:	METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFORE		

DECLARATION UNDER 37 C.F.R. § 1.132

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450


Dear Commissioner:

As a below named inventor/Applicant, I hereby declare that:

The inventorship originally set forth in the above referenced Application, including inventors Supamas Sirichotiyakul, Judah L. Adelman, David T. Blaauw, Abhijit Dharchoudhury, Tim Edwards, David Moshe, Chanhee Oh, and Rajendran V. Panda, is correct. The publication, entitled "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," authored by Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, and used in the rejection of the pending claims in the above referenced Application, is describing the Applicants' own work. Jingyan Zuo, who is listed as an author but is not an inventor in the above referenced Application, was a summer engineer and was merely working under the direction of Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw. Therefore, one or more of the below named inventors conceived or invented the subject matter disclosed in the publication and relied on in the rejection of the pending claims in the above referenced application.

All statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Executed by each inventor on the respective date below.

Respectfully submitted,

_____ Date	_____ Supamas Sirichotiyakul Applicant
_____ Date	_____ Judah L. Adelman Applicant
7/14/04 _____ Date	 _____ David T. Blaauw Applicant
_____ Date	_____ Abhijit Dharchoudhury Applicant
_____ Date	_____ Timothy J. Edwards Applicant
_____ Date	_____ David Moshe Applicant
_____ Date	_____ Chanhee Oh Applicant
_____ Date	_____ Rajendran V. Panda Applicant



APPLICANT(S)	Supamas Sirichotiyakul et al.	GROUP ART UNIT:	2123
APPLN. NO.:	09/580,854	EXAMINER:	Kandasamy Thangavelu
FILED:	May 30, 2000		
TITLE:	METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFORE		

DECLARATION UNDER 37 C.F.R. § 1.132

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Commissioner:

As a below named inventor/Applicant, I hereby declare that:

The inventorship originally set forth in the above referenced Application, including inventors Supamas Sirichotiyakul, Judah L. Adelman, David T. Blaauw, Abhijit Dharchoudhury, Tim Edwards, David Moshe, Chanhee Oh, and Rajendran V. Panda, is correct. The publication, entitled "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," authored by Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, and used in the rejection of the pending claims in the above referenced Application, is describing the Applicants' own work. Jingyan Zuo, who is listed as an author but is not an inventor in the above referenced Application, was a summer engineer and was merely working under the direction of Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw. Therefore, one or more of the below named inventors conceived or invented the subject matter disclosed in the publication and relied on in the rejection of the pending claims in the above referenced application.

All statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Executed by each inventor on the respective date below.

Respectfully submitted,

_____ Date	_____ Supamas Sirichotiyakul Applicant
_____ Date	_____ Judah L. Adelman Applicant
_____ Date	_____ David T. Blaauw Applicant
7/12/04 _____ Date	<i>Abhijit Dharchoudhury</i> _____ Abhijit Dharchoudhury Applicant
_____ Date	_____ Timothy J. Edwards Applicant
_____ Date	_____ David Moshe Applicant
_____ Date	_____ Chanhee Oh Applicant
_____ Date	_____ Rajendran V. Panda Applicant

APPLICANT(S)	Supamas Sirichotiyakul et al.	GROUP ART UNIT:	2123
APPLN. NO.:	09/580,854	EXAMINER:	Kandasamy Thangavelu
FILED:	May 30, 2000		
TITLE:	METHODS FOR ANALYZING INTEGRATED CIRCUITS AND APPARATUS THEREFORE		

DECLARATION UNDER 37 C.F.R. § 1.132

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Commissioner:

As a below named inventor/Applicant, I hereby declare that:

The inventorship originally set forth in the above referenced Application, including inventors Supamas Sirichotiyakul, Judah L. Adelman, David T. Blaauw, Abhijit Dharchoudhury, Tim Edwards, David Moshe, Chanhee Oh, and Rajendran V. Panda, is correct. The publication, entitled "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," authored by Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw, and used in the rejection of the pending claims in the above referenced Application, is describing the Applicants' own work. Jingyan Zuo, who is listed as an author but is not an inventor in the above referenced Application, was a summer engineer and was merely working under the direction of Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Abhijit Dharchoudhury, Rajendran Panda, and David Blaauw. Therefore, one or more of the below named inventors conceived or invented the subject matter disclosed in the publication and relied on in the rejection of the pending claims in the above referenced application.

All statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Executed by each inventor on the respective date below.

Respectfully submitted,

\_\_\_\_\_  
Date

\_\_\_\_\_  
Supamas Sirichotiyakul  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Judah L. Adelman  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
David T. Blaauw  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Abhijit Dharchoudhury  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Timothy J. Edwards  
Applicant

12/07/04  
\_\_\_\_\_  
Date

  
\_\_\_\_\_  
David Moshe  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Chanhee Oh  
Applicant

\_\_\_\_\_  
Date

\_\_\_\_\_  
Rajendran V. Panda  
Applicant

